



Rec'd PCT/PTO 21 DEC 2004
PCT/IB 03 / 0 2 3 8 0

3, 09, 03
10/519346
INVESTOR IN PEOPLE

IBO 3 / 02380

The Patent Office
Concept House
Cardiff Road
Newport
South Wales
NP10 8QQ

REC'D 06 OCT 2003


WIPO PCT

I, the undersigned, being an officer duly authorised in accordance with Section 74(1) and (4) of the Deregulation & Contracting Out Act 1994, to sign and issue certificates on behalf of the Comptroller-General, hereby certify that annexed hereto is a true copy of the documents as originally filed in connection with the patent application identified therein.

In accordance with the Patents (Companies Re-registration) Rules 1982, if a company named in this certificate and any accompanying documents has re-registered under the Companies Act 1980 with the same name as that with which it was registered immediately before re-registration save for the substitution as, or inclusion as, the last part of the name of the words "public limited company" or their equivalents in Welsh, references to the name of the company in this certificate and any accompanying documents shall be treated as references to the name with which it is so re-registered.

In accordance with the rules, the words "public limited company" may be replaced by p.l.c., plc, P.L.C. or PLC.

Re-registration under the Companies Act does not constitute a new legal entity but merely subjects the company to certain additional company law rules.



PRIORITY DOCUMENT
SUBMITTED OR TRANSMITTED IN
COMPLIANCE WITH
RULE 17.1(a) OR (b)

Signed


H. Behen

Dated 16 September 2003

BEST AVAILABLE COPY

Patents Form 1/77

Patents Act 1977
Rule 16)



25JUN02 E728171-1 D00327
01/7700 0-00-0214516-7
1777

Request for grant of a patent

(See the notes on the back of this form. You can also get an explanatory leaflet from the Patent Office to help you fill in this form)

The Patent Office

Cardiff Road
Newport
South Wales
NP10 8QQ

1. Your reference RH/SEB/P/75709.GB/B

2. Patent application number
(The Patent Office will fill in this part)

0214516.7

3. Full name, address and postcode of the or of each applicant (underline all surnames)

MELEXIS NV
Microelectronic Integrated Systems
Rozendaalstraat 12
B-8900 Ieper
Belgium

Patents ADP number (if you know it)

If the applicant is a corporate body, give the country/state of its incorporation

Belgium Corporation

8351702001

4. Title of the invention

SINGLE PIN MULTILEVEL INTEGRATED CIRCUIT
TEST INTERFACE

5. Name of your agent (if you have one)

"Address for service" in the United Kingdom to which all correspondence should be sent (including the postcode)

WILSON GUNN SKERRETT
CHARLES HOUSE
148/9 GREAT CHARLES STREET
BIRMINGHAM B3 3HT
UNITED KINGDOM

Patents ADP number (if you know it)

7710734001

6. If you are declaring priority from one or more earlier patent applications, give the country and the date of filing of the or of each of these earlier applications and (if you know it) the or each application number

Country

Priority application number
(if you know it)

Date of filing
(day / month / year)

7. If this application is divided or otherwise derived from an earlier UK application, give the number and the filing date of the earlier application

Number of earlier application

Date of filing
(day / month / year)

8. Is a statement of inventorship and of right to grant of a patent required in support of this request? (Answer 'Yes' if:

a)

a) any applicant named in part 3 is not an inventor, or

b) there is an inventor who is not named as an applicant, or

c) any named applicant is a corporate body.

See note (d))

Patents Form 1/77

9. Enter the number of sheets for any of the following items you are filing with this form. Do not count copies of the same document

Continuation sheets of this form

Description

6

Claim(s)

1

Abstract

1

Drawing(s)

9 + 9

10. If you are also filing any of the following, state how many against each item.

Priority documents

Translations of priority documents

Statement of inventorship and right to grant of a patent (Patents Form 7/77)

Request for preliminary examination and search (Patents Form 9/77)

Request for substantive examination (Patents Form 10/77)

Any other documents (please specify)

11. I/We request the grant of a patent on the basis of this application.

Signature

Date

Wilson G. S. S. S. S. S. 20 June 2002

12. Name and daytime telephone number of person to contact in the United Kingdom

Mr R Hill
0121 236 1038

Warning

After an application for a patent has been filed, the Comptroller of the Patent Office will consider whether publication or communication of the invention should be prohibited or restricted under Section 22 of the Patents Act 1977. You will be informed if it is necessary to prohibit or restrict your invention in this way. Furthermore, if you live in the United Kingdom, Section 23 of the Patents Act 1977 stops you from applying for a patent abroad without first getting written permission from the Patent Office unless an application has been filed at least 6 weeks beforehand in the United Kingdom for a patent for the same invention and either no direction prohibiting publication or communication has been given, or any such direction has been revoked.

Notes

- If you need help to fill in this form or you have any questions, please contact the Patent Office on 08459 500505.*
- Write your answers in capital letters using black ink or you may type them.*
- If there is not enough space for all the relevant details on any part of this form, please continue on a separate sheet of paper and write "see continuation sheet" in the relevant part(s). Any continuation sheet should be attached to this form.*
- If you have answered 'Yes' Patents Form 7/77 will need to be filed.*
- Once you have filled in the form you must remember to sign and date it.*
- For details of the fee and ways to pay please contact the Patent Office.*

SINGLE PIN MULTILEVEL INTEGRATED CIRCUIT TEST INTERFACE

The present invention relates to an interface arrangement allowing the complete testing of a digital integrated circuit via a single pin.

5

A known method of testing digital circuits, especially digital integrated circuits or the digital sections of mixed analogue and digital circuits, involves the use of scan path testing methods. Such methods involve configuring the internal storage elements of a digital system such that they can operate in two or more modes. In one mode they perform the designed task for the normal operation of the digital system. In at least one other mode they are connected in groups in long serial shift register chains. The first storage element in each chain has its serial input connected to an input pin of the integrated circuit and the last element of each chain has its serial output connected to an output pin. The clocking signals of the storage elements are also arranged to be connected to a common clock line for each chain, which is also connected to an input pin. By configuring internal storage elements in test mode and serially clocking data into the chains of storage elements the internal storage elements can be set to any combination of logic states. The internal storage elements are then switched back to normal mode and the integrated circuit operated for a predetermined time. The internal storage elements are then switched back to test mode. The logic states of the internal storage elements are then serially shifted out for subsequent evaluation by the tester.

15
20

To avoid the need for large numbers of additional pins on an integrated circuit to accommodate these test features additional logic is often arranged by switching pins between normal and test mode functions. This switching may be conveniently arranged to be under the same or similar control as the switching of the storage elements between normal and test mode.

25

This need to supply additional test pins or to share pins between functions can lead to additional size and logic complexity and can thereby induce testing errors in the integrated circuit.

30

Accordingly there is a need for a means of achieving the benefits of scan path testing but with minimal additional circuitry and with minimal risk to the normal functioning of the device.

5

According to the present invention there is provided an integrated circuit comprising one or more integrated circuit elements and one or more input/output pins, the one or more integrated circuit elements including an interface element for interfacing with external test circuitry characterised in that the interface
10 element communicates with the external test circuitry via a single input/output pin dedicated for testing.

Preferably the interface element is, embedded into a digital integrated circuit as a single pin interface between the digital integrated circuit and an external test circuitry.
15 The interface element receives test data and commands from the test circuitry, in response to which the crash block controls and commands the scan path elements within the digital integrated circuit and returns the resulting data to the test engine.

Preferably the single pin connected to the interface element operates with several logic
20 thresholds. Most preferably these thresholds define several logic levels, which enable the data and timing signals to be differentiated on a single pin.

Preferably positive action is required from the external test circuitry to maintain the digital integrated circuit in a test mode. This is to ensure that when the connection to
25 the test engine fails, or is not present the digital integrated circuit to operates in its normal manner.

The invention will now be described further by way of example only and with reference to the accompanying drawing in which:-

30

Figure 1 is a schematic view showing the interface element residing within an integrated circuit acc to the pres invention;

Figure 2 is a schematic diagram showing the connections to the interface element from the rest of the integrated circuit;

Figure 3 shows typical voltage levels on the pin linking the interface element with external test circuitry;

Figure 4 shows clock and data signals extracted from typical waveforms;

Figure 5 shows typical signals during synchronisation;

Figure 6 shows typical signals during scan mode;

Figure 7 shows typical signals during execute mode;

Figure 8 shows typical signals during command mode; and

Figure 9 shows a complete sequence for illustrative purposes

Referring to Fig 1, an interface element 101 according to the present invention is embedded in an integrated circuit (IC) 102. This is the application where the benefits of the invention are best exploited since requiring less pins on an IC can lead to significant cost savings both in the manufacture of the IC itself and the manufacture of the circuit board on which the IC is mounted.

The IC shown in fig1 additionally comprises:

Digital circuits 103;

Control circuits 105 to handle switching into and out of the scan test mode;

Power on Reset circuit 106 to set the internal logic to a known state after the removal and reconnection of the power supply;

A typical output pin 104; and

A Power on Reset Detect circuit 107 to determine when the Power on Reset circuit has operated and to maintain synchronism between the external tester and the digital circuits.

Fig 2 shows the interface element 101 in more detail. The multi-level input pin 201 is connected to various threshold circuits 210, 211, 212. The signals

from these enable a state machine 204 within the interface element to determine the voltage on the pin 201 to within one of four voltage bands. These voltage bands are defined relative to the thresholds:

- more than one volt above Vdd denominated 'over';
- 5 more then $\frac{3}{4}$ of Vdd denominated 'high' ; and
- more than $\frac{1}{4}$ of Vdd denominated 'low'.

The remaining detector 'pad detection' 213 determines whether there is a connection an external tester or other external circuitry world by assessing the voltage on the pin 201. If the voltage on the pin 201 is held at a voltage below 'low' for a period of time determined by an 'escape 0 timer' 206 then the circuit block 101 will decide there is no tester connected to pin 201. It will then revert to normal mode, thereby allowing digital circuits 103 operate in their as-designed mode.

15 The output signals 203 produced by the interface element are those necessary for the correct operation for the scan path testing of the IC. In a preferred embodiment general these are shown as command (cmd), scan, execute (exe), clock, data and test. These signals are a sufficient set to operate the scan path testing of most digital logic circuits.

20

Figure 3 shows some input voltage levels on the pin 201. Typical voltages applied to the pin 201 by the external tester are 0v, Vdd/2, Vdd and Vdd+2. The tolerance on any of these levels is determined by the value of Vdd itself and the accuracy of the threshold circuits.

25

To enable the interface element to operate, the tester needs to know an accurate value for Vdd. Vdd may be determined by the IC 102 itself and therefore not be a known voltage. To assist the tester to determine the value of Vdd a pull up, pull down resistor means is also included in the design. This is shown in fig 2 as circuit elements 205. Under normal conditions the state of signal pup 207 is such as to cause a pull down resistor to be connected to pin 201. If the tester is not connected to pin 201 then the action of the escape 0 timer 206 will cause the state machine 204 and

30

- hence the whole IC 102 to be in normal mode. When interface element 101 is under control of the external tester via pin 201 the signal pup 207 can be switched such that a pull up resistor is connected to pin 201. In this condition the tester can measure the value of Vdd directly from pin 201.

5

The interpretation of the voltage levels and the transitions between voltage levels of input signals to pin 201 in a preferred embodiment is defined as follows.

10

If an input signal dwells below $V_{dd}/4$ for a period greater than the timeout period of escape 0 timer 206, it is defined as a reset signal and the test is aborted.

15

If the input voltage on pin 201 at the end of the power on reset period of the IC 102 is greater than $3V_{dd}/4$ it is taken to indicate the presence of an external tester. In such a case, the Pull up resistor is connected to pin 201 and the tester can then revert to high impedance measurement status to determine the value of Vdd. The state machine is now in command mode.

20

A pulse going below $V_{dd}/4$ for a short period 320, illustrated in fig 3, is a mode advance pulse, active on its positive transition through $V_{dd}/4$. This mode advance pulse steps the state machine cyclically around the three defined modes, command, scan and execute. This is illustrated in Fig 5. The three modes are used to determine the destination of the data and/or clocks that are transmitted whilst in that mode.

25

The first mode advance pulse 320 after the Power on reset period of IC 102 causes the pull down resistors to be connected to pin 201 instead of the pull up resistor and clocks the state machine from command mode to scan mode.

30

A clock pulse 321, 322 applied to pin 201 is defined as a positive then a negative transition through $3V_{dd}/4$.

The voltage level to which pin 201 rises determines the data level. If the voltage does not rise above $V_{dd}+1, 321$, then the data is taken to be a '0'. If the voltage rises to above $V_{dd}+1, 322$, then the data is taken to be a '1'.

5

The positive transition on pin 201 at the start of a clock pulse defines the time at which the data is set as shown in fig 4, this is subsequently scanned when the negative transition on pin 201 takes place at the end of a clock pulse.

10

The use of these signals is illustrated in Fig 6,7, 8 and 9.

Fig 6 shows a data input sequence commencing from the point at which the low pulse on pin 201 steps the system into scan mode and shows a sequence of voltage transitions for loading a data stream '11000100' into the interface element.

15

Fig 7 shows a sequence wherein in execute mode there is no required data and the only activity is the generation of clock signals.

20

Fig 8 shows a sequence that loads data into the command register in a manner similar to the loading of data into the scan path.

25

Fig 9 shows a typical combination of sequences showing the switching between modes and the general arrangement of the voltage level sequences on pin 201. Fig 9 starts with the measurement of V_{dd} and finishes by showing user mode following the termination of the test by the holding of pin 201 low for sufficient time for the 'escape 0 timer' 206 to operate.

30

It is of course to be understood that the invention is not intended to be restricted to the details of the above described embodiment which is described by way of example only.

CLAIMS

1. An integrated circuit comprises one or more integrated circuit elements and one or more input/output pins, the one or more integrated circuit elements including an interface element for interfacing with external test circuitry characterised in that the interface element communicates with the external test circuitry via a single input/output pin dedicated for testing.
2. An integrated circuit according to Claim 1 wherein the interface element is embedded into the integrated circuit as a single pin interface between the digital integrated circuit and the external test circuitry.
3. An integrated circuit according to Claim 2 wherein the interface element receives test data and commands from the external test circuitry in response to which a crash block controls and commands scan path elements within the digital integrated circuit and returns the resulting data to the external test circuitry.
4. An integrated circuit according to Claim 3 wherein the single pin connected to the interface element operates with several logic thresholds.
5. An integrated circuit according to Claim 4 wherein the logic thresholds define several logic levels which enable data and timing signals to be differentiated on a single pin.
6. An integrated circuit according to Claim 5 wherein the absence of positive action from the external test circuitry the integrated circuit defaults from test mode to normal mode.

ABSTRACT**SINGLE PIN MULTILEVEL INTEGRATED CIRCUIT TEST INTERFACE****FIG. 1**

5 An integrated circuit comprises one or more integrated circuit elements which may interact with other circuitry via one or more input/output pins. In the present invention the circuit elements include and interface element for interfacing with external test circuitry. The interface element communicates with the external test circuitry via a single input/output pin dedicated for testing.




Figure 1




Fig 2




Figure 3




Fig 4

∴ $\frac{1}{2} \times \frac{1}{2} = \frac{1}{4}$




Fig 6




Fig 7




Fig 8




Fig 9

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ BLACK BORDERS
- ☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
- ☐ FADED TEXT OR DRAWING
- ☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING
- ☐ SKEWED/SLANTED IMAGES
- ☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
- ☐ GRAY SCALE DOCUMENTS
- ☒ LINES OR MARKS ON ORIGINAL DOCUMENT
- ☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
- ☐ OTHER: _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.